

## CLAIMS

What is claimed is:

- 1     1.     A circuit comprising:  
2             a delay chain, which is capable of receiving an input signal and producing  
3     multiple delayed signals that represent delayed versions of the input signal, wherein  
4     the multiple delayed signals are separated by a first phase increment;  
5             multiple interpolator blocks, operably coupled to the delay chain, wherein  
6     consecutive ones of the multiple interpolator blocks are capable of receiving and  
7     interpolating between consecutive ones of the multiple delayed signals to produce  
8     an interpolated version of the input signal, wherein the interpolated version is  
9     delayed to one of multiple, intermediate delay values that are separated by a second  
10    phase increment that is smaller than the first phase increment; and  
11             a current source select signal generator circuit, operably coupled to the  
12    multiple interpolator blocks, which includes a split current source, and which is  
13    capable of providing variable current source select signals to the multiple  
14    interpolator blocks to control interpolation between the consecutive ones of the  
15    multiple delayed signals.
- 1     2.     The circuit of claim 1, wherein each of the multiple interpolator blocks  
2     comprises:  
3             an interpolator block current source having a first number of  
4     transistor legs, which are selectively activatable based on a value of an input  
5     bias signal to the current source; and  
6     wherein the split current source of the current source select signal generator circuit  
7     comprises:  
8             a first current source having a second number of transistor legs that is  
9     a first fraction of the first number; and  
10             a second current source having a third number of transistor legs that  
11     is a second fraction of the first number.

1 3. The circuit of claim 2, wherein the first fraction and the second fraction are  
2  $\frac{1}{2}$ .

1 4. The circuit of claim 1, further comprising:  
2 a differential comparator, operably coupled to the multiple interpolator  
3 blocks, which is capable of producing, as an output, the interpolated version of the  
4 input signal based on signals received from the multiple interpolator blocks.

1 5. The circuit of claim 1, wherein the first phase increment is approximately  
2 equal to:  
3  $(1/F_{MAX}) / N$ ,  
4 wherein  $F_{MAX}$  equals a maximum frequency of the input signal, and N equals  
5 a number of delay chain stages.

1 6. The circuit of claim 1, wherein the second phase increment is approximately  
2 equal to:  
3  $(1/F_{MAX}) / (N * M)$ ,  
4 wherein  $F_{MAX}$  equals a maximum frequency of the input signal, N equals a  
5 number of delay chain stages, and M equals a number of intermediate phase delays.

1 7. A circuit comprising:  
2 multiple interpolator blocks, wherein consecutive ones of the multiple  
3 interpolator blocks are used to interpolate between a first multi-phase signal and a  
4 second multi-phase signal that are separated by a first phase increment, and wherein  
5 each interpolator block includes  
6 an interpolator block current source having a first number of  
7 transistor legs, wherein a number of activated legs, at any given time, is  
8 based on a variable current source select signal, and  
9 multiple input signal gates, which are activatable in response to a  
10 multi-phase signal; and

11 a current source select signal generator circuit, operably coupled to the  
12 multiple interpolator blocks, and which is capable of providing variable current  
13 source select signals to the consecutive ones of the multiple interpolator blocks, and  
14 wherein the current source select signal generator circuit includes a split current  
15 source.

1 8. The circuit of claim 7, wherein the split current source of the current source  
2 select signal generator circuit comprises:

3 a first current source having a second number of transistor legs that equals a  
4 first fraction of the first number; and

5 a second current source having a third number of transistor legs that equals a  
6 second fraction of the first number.

1 9. The circuit of claim 7, wherein the first phase increment is approximately  
2 equal to:

3  $(1/F_{MAX}) / N$ ,

4 wherein  $F_{MAX}$  equals a maximum frequency of the input signal, and N equals  
5 a number of delay chain stages.

1 10. The circuit of claim 7, wherein the first multi-phase signal and the second  
2 multi-phase signal represent delayed versions of an input signal, and wherein the  
3 circuit produces an interpolated version of the input signal, and wherein the  
4 interpolated version is delayed to one of multiple, intermediate delay values that are  
5 separated by a second phase increment that is smaller than the first phase increment.

1 11. The circuit of claim 10, wherein the second phase increment is  
2 approximately equal to:

3  $(1/F_{MAX}) / (N * M)$ ,

4 wherein  $F_{MAX}$  equals a maximum frequency of the input signal, N equals a  
5 number of delay chain stages, and M equals the first number of transistor legs.

1 12. An integrated circuit comprising:  
2 a delay chain, which is capable of receiving an input signal and producing  
3 multiple delayed signals that represent delayed versions of the input signal, wherein  
4 the multiple delayed signals are separated by a first phase increment;  
5 multiple interpolator blocks, operably coupled to the delay chain, wherein  
6 consecutive ones of the multiple interpolator blocks are capable of receiving and  
7 interpolating between consecutive ones of the multiple delayed signals to produce  
8 an interpolated version of the input signal, wherein the interpolated version is  
9 delayed to one of multiple, intermediate delay values that are separated by a second  
10 phase increment that is smaller than the first phase increment; and  
11 a current source select signal generator circuit, operably coupled to the  
12 multiple interpolator blocks, which includes a split current source, and which is  
13 capable of providing variable current source select signals to the multiple  
14 interpolator blocks to control interpolation between the consecutive ones of the  
15 multiple delayed signals.

1 13. The integrated circuit of claim 12, wherein each of the multiple interpolator  
2 blocks comprises:  
3 an interpolator block current source having a first number of  
4 transistor legs, which are selectively activatable based on a value of an input  
5 bias signal to the current source; and  
6 wherein the split current source of the current source select signal generator circuit  
7 comprises:  
8 a first current source having a second number of transistor legs that is  
9 a first fraction of the first number; and  
10 a second current source having a third number of transistor legs that  
11 is a second fraction of the first number.

1 14. The integrated circuit of claim 12, further comprising:  
2 logic circuitry, which is capable of producing a delay value signal, wherein  
3 the delay value signal indicates which two blocks of the multiple interpolator blocks  
4 are to be used as the consecutive interpolator blocks from which the interpolated  
5 version of the input signal is produced.

1 15. A system comprising:  
2 at least one integrated circuit, which includes a variable-delay signal  
3 generator circuit, wherein the variable-delay signal generator circuit includes  
4 a delay chain, which is capable of receiving an input signal and  
5 producing multiple delayed signals that represent delayed versions of the  
6 input signal, wherein the multiple delayed signals are separated by a first  
7 phase increment;  
8 multiple interpolator blocks, operably coupled to the delay chain,  
9 wherein consecutive ones of the multiple interpolator blocks are capable of  
10 receiving and interpolating between consecutive ones of the multiple  
11 delayed signals to produce an interpolated version of the input signal,  
12 wherein the interpolated version is delayed to one of multiple, intermediate  
13 delay values that are separated by a second phase increment that is smaller  
14 than the first phase increment; and  
15 a current source select signal generator circuit, operably coupled to  
16 the multiple interpolator blocks, which includes a split current source, and  
17 which is capable of providing variable current source select signals to the  
18 multiple interpolator blocks to control interpolation between the consecutive  
19 ones of the multiple delayed signals.

- 1 16. The system of claim 15, wherein each of the multiple interpolator blocks  
2 comprises:  
3 an interpolator block current source having a first number of  
4 transistor legs, which are selectively activatable based on a value of an input  
5 bias signal to the current source; and  
6 wherein the split current source of the current source select signal generator circuit  
7 comprises:  
8 a first current source having a second number of transistor legs that is  
9 a first fraction of the first number; and  
10 a second current source having a third number of transistor legs that  
11 is a second fraction of the first number.
- 1 17. The system of claim 15, further comprising:  
2 a network interface to couple to one or more networks.
- 1 18. The system of claim 15, further comprising:  
2 a wireless medium interface to couple to one or more external wireless  
3 systems.
- 1 19. The system of claim 15, further comprising:  
2 a battery interface, which is capable of receiving one or more batteries,  
3 which can provide power to various electronic components of the system.
- 1 20. A test assembly comprising:  
2 an integrated circuit, which includes a variable-delay signal generator circuit  
3 that includes  
4 a delay chain, which is capable of receiving an input signal and  
5 producing multiple delayed signals that represent delayed versions of the  
6 input signal, wherein the multiple delayed signals are separated by a first  
7 phase increment;

8 multiple interpolator blocks, operably coupled to the delay chain,  
9 wherein consecutive ones of the multiple interpolator blocks are capable of  
10 receiving and interpolating between consecutive ones of the multiple  
11 delayed signals to produce an interpolated version of the input signal,  
12 wherein the interpolated version is delayed to one of multiple, intermediate  
13 delay values that are separated by a second phase increment that is smaller  
14 than the first phase increment; and  
15 a current source select signal generator circuit, operably coupled to  
16 the multiple interpolator blocks, which includes a split current source, and  
17 which is capable of providing variable current source select signals to the  
18 multiple interpolator blocks to control interpolation between the consecutive  
19 ones of the multiple delayed signals.

1 21. The test assembly of claim 20, wherein each of the multiple interpolator  
2 blocks comprises:  
3 an interpolator block current source having a first number of  
4 transistor legs, which are selectively activatable based on a value of an input  
5 bias signal to the current source; and  
6 wherein the split current source of the current source select signal generator circuit  
7 comprises:  
8 a first current source having a second number of transistor legs that is  
9 a first fraction of the first number; and  
10 a second current source having a third number of transistor legs that  
11 is a second fraction of the first number.

1 22. The test assembly of claim 20, wherein the integrated circuit further  
2 comprises:  
3 logic circuitry, which is capable of producing a delay value signal, wherein  
4 the delay value signal indicates which two blocks of the multiple interpolator blocks  
5 are to be used as the consecutive interpolator blocks from which the interpolated  
6 version of the input signal is produced.

1 23. A method comprising:  
2 generating current source select signals using a split current source;  
3 receiving, by two consecutive interpolator blocks, two consecutive multi-  
4 phase signals, wherein the two consecutive multi-phase signals are separated by a  
5 first phase increment; and  
6 interpolating between the two consecutive multi-phase signals by varying a  
7 first current produced by a first block of the consecutive interpolator blocks, and a  
8 second current produced by a second block of the consecutive interpolator blocks,  
9 wherein the first current and the second current have values that depend on the  
10 current source select signals, and wherein the combination of the first current and  
11 the second current results in an interpolator output signal that is delayed to one of  
12 multiple intermediate phase delay values.

1 24. The method of claim 23, further comprising:  
2 producing, by a delay chain, the two consecutive multi-phase signals.

1 25. The method of claim 23, wherein interpolating comprises:  
2 turning on a first number of transistor legs of a first current source of the  
3 first block, resulting in the first current, wherein the first number depends on a first  
4 current source select signal; and  
5 turning on a second number of transistor legs of a second current source of  
6 the second block, resulting in the second current, wherein the second number  
7 depends on a second current source select signal.